ABSTRACT Network-on-chip (NoC) is a new aspect for designing of future System-On-Chips (SoC) where a vast number of IP cores are connected through interconnection network. The communication between the nodes occurred by routing packets rather than wires. It supports high degree of scalability, reusability and parallelism in communication. In this paper, we present a Mesh routing architecture, which is called Diametrical 2D Mesh of Tree, based on Mesh-of-Tree (MoT) routing and Diametrical 2D Mesh. It has the advantage of having small diameter as well as large bisection width and small node degree clubbed with being the fastest network in terms of speed. The routing algorithm ensures that the packets will always reach from source to sink through shortest path and is deadlock free.
I. INTRODUCTION
A. Introduction to Network-on-chip Present day system-on-chip (SoC) design contains billions of transistors. One of the major problems associated with future SoC design comes up from nonscalable global wire delays. Global wires carry signals across a chip but these wires do not scale in length with technology scaling. In ultra-deep-sub-micron processes, 80% or more of the delay of critical paths will be due to interconnects. Secondly, for a long bus line, the intrinsic parasitic resistance and capacitance can be quite high. If the bus length increases and/or the number of IP core blocks are increased then the associated delay in bit transfer over the bus become arbitrarily large and exceeds the targeted clock period. Thirdly, the power consumption increases with the circuit size. Finally, In SoC, a bus allows only one communication at a time, so all buses of the hierarchy are blocked, as its bandwidth is shared by all the system attached to it. To overcome all the above mentioned limitations we consider the architecture of Network-on-Chip (NoC) [3] . NoC is a new electronic device for designing future SoCs where various IP cores are connected to the router based network. The network is used for packet switched on-chip communication among cores [2] [3] [4] [5] [6] [7] .
B. Basic Components of NoC Routing
The basic components of NoC routing consist of three fundamental building blocks viz. (i) Switch, which are called as routers, (ii) The Network Interfaces (NI) which are also called network adapters, and (iii) The last one is Link. The components are shown in Figure 1 .
Figure 1: Basic components in NoC routing
The backbone of the NoC consists of switches, whose main function is to route the packets from source to destination. Some NoC design depends on octagon or ring connectivity. This provides the logical control. NoC can be based on circuit or packet switching, or combination of both.
An NI connects each core to the NoC. NIs convert transactions of requests/responses into packets and vice versa. Packets are split into a FLow control unITS called as FLITS before transmission. The Look Up Table ( LUT) specifies the path that packet will follow inside the network and reach the destination [7] .
II. PROBLEMS IN NOC ROUTING
Design of an NoC consists of several problem areas [3] . These are as follows.
1. The topology synthesis problem. 2. The channel width problem. 3. The buffer sizing problem. 4. The floor-planning problem. 5. The routing problem. 6. The switching problem. 7. The scheduling problem. 8. The IP mapping problem. Among these the most important problem in NoC design is routing problem. The network performance and power consumption are greatly affected due to this phase only. A basic routing problem in NoC may be stated like this: Input: An application Graph, a communication architecture A(R,ch), the source and destination routers. Find: A decision function at router r, RD (r,s,d,ρ(n) for selecting an output port to route the current packet(s) while achieving a certain objective function. There may be different approaches to solve the current problem. Two things, one is the complexity of implementation and another is performance requirement, are the most considerable during solving the routing architecture design. Compared to the adaptive routing, deterministic routing is mostly useful over the uses of less resources and guarantee to arrival packets. But adaptive routing algorithms give better throughput. The details of the addressing scheme may be omitted due to paucity of space.
III. EXISTING ARCHITECTURES IN NOC

2) Routing Algorithm
The routing algorithm given here is the deterministic routing approach. The routing algorithm ensures that the packet will reach to destination always through specified shortest path. We use the following abbreviations to describe the algorithm. Let RN: Row Number, CL: Column Level, CN: Column Number, RL: Row Level, addr (curr): address of the current node, addr (dest): address of the destination node. Each router executes the same algorithm as proposed in Figure 3 . 
2) Routing in Diametrical 2D Mesh
The routing protocol deals with resolution of the routing decision made at every router. Routing method affects the cost (area and power consumption) and the performance (average latency and throughput) issues in the NoC design. We propose extended XY routing for diametrical 2D mesh. Fundamentally, this routing algorithm is the shortest path and inherited from the well-known 2D Mesh XY routing. Similar to XY routing, Extended XY is very simple due to simple addressing scheme and structural topology. Figure 3 shows the details of the routing pseudo code. As can be seen, we define X offset and Y offset values in the pseudo code, which are calculated as follows.
Where X current is the X value of a current node and X dest is the X value of a destination node. In addition, Y current is the Y value of a current node and Y dest is the Y value of a destination node. X offset and Y offset are the values indicating the number of rows and columns between a current and a destination node respectively. If both X offset and Y offset values are zero, it means that the current node is the destination and the packet reaches the destination node. Extended XY routing utilizes conventional XY routing in the following conditions. Case I: When the diameter channel is not used:
• If a current node and a destination node are located in the same row or column, or X offset + Y offset < d-1, according to these conditions, conventional XY routing decisions are performed. Case II: When diameter channel is used:
• If a source switch has a diameter link, the flits are forwarded via a diameter channel.
• If a source switch has not a diameter channel then firstly, based on XY routing the flits are forwarded to the nearest intermediate node which has a diameter, and, secondly, the flits are forwarded via a diameter channel.
IV. PROPOSED DIAMETRICAL 2D MESH OF TREE (D2D-MOT) ROUTING ARCHITECTURE
With the help of Diametrical 2D-Mesh topology and MoT(Mesh of Tree) topology proposed earlier, the new architecture is formed which we called Diametrical 2D Mesh of Tree (D2D-MoT)routing architecture for NoC. Here 4 × 4 rows and column trees are used to form the architecture. The leaf level nodes are common to both the trees. In figure L, S and R denote the Leaf, stem and root level nodes. All these nodes are replaced by routers in practical. At root level, the router is attached to IP cores. Here each leaf node is connected diagonally in same module. There is a stem node between two leaf nodes which is connected. Also, between two stem nodes, there is a root node, which is connected. There are eight root nodes, four roots are external and four are internal, these four internal root nodes are connected oppositely. It has ten extra links that increases the wire length, but reducing the extra hops, and thereby increasing the network performance due to high speed of operation. Also, the Diametrical 2D bypasses channels, that causes around 50 percent reduction in network diameter. Hence, the design of the proposed architecture provides a balanced improvement over the performance as well as cost of the routing in an NoC. The proposed architecture is shown in Figure 5 . The characteristic parameter values of this network architecture (shown in Figure 5 ) are presented in Table I.  TABLE I: PERFORMANCE PARAMETER  VALUES OF PROPOSED D2D-MOT  ARCHITECTURE V. PROPOSED ROUTING ALGORITHM The routing algorithm follows the deterministic routing approach. The routing algorithm ensures that the packet will reach to destination always through specified shortest path. Thus the proposed network is always Live lock free. We use the following abbreviations to describe the algorithm. Let RN: Row Number, CL: Column Level, CN: Column Number, RL: Row Level, addr (curr): address of the current node, addr (dest): address of the destination node. Each router executes the same algorithm as proposed in Figure 6 . 
VI. EXPERIMENTAL RESULT
The proposed algorithm is implemented in a standard desktop environment running Linux operating system on a chipset with Intel Pentium processor running at 3 GHz using GNU GCC compiler. The important sections of two sample runs with different parameters are shown below.
• Sample run 1 ********************************************* Adjacency Matrix ********************************************* Input the no of nodes in the each side is = 3 Total Number of node in n x n Matrix is = 9 No IP Blocks is 18 ********************************************* Input adjacency matrix is: ********************************************* • Sample run 2 ********************************************* Adjacency Matrix ********************************************* Input the no of nodes in the each side is = 4 Total Number of node in n x n Matrix is = 16 No IP Blocks is 32 ********************************************* Input adjacency matrix is: ******************************************** No of link is = 34 ******************* XY CO-Ordinate is:********** Results of comparison with other existing algorithms [15] are summarized in the following Table II.  TABLE III: COMPARATIVE EXPERIMENTAL  RESULTS 
VII. CONCLUSION AND FUTURE WORK
In D2D-MoT topology, ten (10) extra links are connected [(i-1) × 2 in D2D-MoT to each diagonally router and four internal router], Due to this the wire length increases a little bit but simultaneously it reduced the diameter to 50% compared to other topology. For this it leads less average hop count and average latency and power consumption. The performance depends on network average latency and throughput. Hence we get good overall performance improvement with this architecture. The D2D-MoT is really advantageous for large number of IP cores. For small number of network or IP cores there is no such significant improvement of its performance compared to other topologies. In future, we shall try to improve our architecture and algorithm to find out better performance, to improve energy and power consumption of the entire network for large number of IPs. Also, another aim is to perform a more careful analysis and incorporation of the parasitic and leakage effects in the design of ultra-low power NoCs.
